News
Abstract: This paper presents a novel technique to reduce the locking time in Digital Phase-Locked Loop (DPLL) based on Bang-Bang Phase Detector (BB-PD). The implemented 65-nm CMOS fractional-N ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback